#4 Data types in verilog | wire, reg, integer, real, time, string in verilog with examples
18:41
#4 Data types in verilog | wire, reg, integer, real, time, string in verilo…
47.5K viewsJun 14, 2020
YouTubeComponent Byte
Reg Datatype in Verilog | # 7 | Verilog in English | VLSI
7:55
Find in video from 00:23Register Data Types
Reg Datatype in Verilog | # 7 | Verilog in English | VLSI
31.8K viewsJul 10, 2021
YouTubeVLSI POINT
Data Types in Verilog
18:51
Data Types in Verilog
1.1K views11 months ago
YouTubeSagar TechGate
Verilog in 2 hours [English]
2:21:17
Verilog in 2 hours [English]
218K viewsJul 23, 2020
YouTubeRenzym Education
Test Bench writing in Verilog | #16 | Verilog in English | VLSI POINT
20:06
Test Bench writing in Verilog | #16 | Verilog in English | VLSI POINT
41K viewsDec 6, 2021
YouTubeVLSI POINT
Mastering Verilog: Modules, Ports & Data Types (Wire, Reg, Logic) | Part 2
8:11
Mastering Verilog: Modules, Ports & Data Types (Wire, Reg, Logic) | Pa…
38 views5 months ago
YouTubeCrack the Electronics with Rajesh
Introduction to Verilog HDL using Free Software Icarus, GTKWave, and VS Code
42:03
Find in video from 02:02Introduction to Verilog HDL
Introduction to Verilog HDL using Free Software Icarus, GTKWave, a…
81.4K viewsApr 25, 2022
YouTubeboyfriendnibluefairy
33:33
Find in video from 02:45Register Data Types in Verilog
VERILOG LANGUAGE FEATURES (PART 2)
108.9K viewsAug 22, 2017
YouTubeHardware Modeling Using Verilog
5:57
OR Gate in Xilinx using Verilog/VHDL | VLSI by Engineerin…
26.8K viewsOct 23, 2020
YouTubeEngineering Funda
3:02
Find in video from 00:17Setting Up Temporary Register Q
Tutorial 35: Verilog code of serial In serial Out Shift Register || #SISO …
19.8K viewsDec 5, 2021
YouTubeKnowledge Unlimited
16:40
Find in video from 06:54Verilog rules for using REG and WIRE
#38-1 Difference between REG and WIRE in verilog, their physical me…
4.1K viewsNov 6, 2022
YouTubeComponent Byte
2:21
Verilog Day 1: Introduction and Data Types Explained from Scratch
220 views4 months ago
YouTubeChip Logic Studio
19:32
8to1 Mux using 8Bit Register Verilog Code | Verilog Tutorial
4.1K viewsSep 4, 2022
YouTubeAmit Dhanawade
0:39
SystemVerilog Data Types
1.5K views5 months ago
YouTubeProV Logic
1:56
Creating a 4-Bit Register with Enable and Asynchronous Reset i…
15 views9 months ago
YouTubevlogize
1:38
Understanding Sensitivity List Changes in Verilog's Always Bloc…
6 views10 months ago
YouTubevlogize
21:28
Introduction and Data Types Explained from Scratch
578 views4 months ago
YouTubeChip Logic Studio
4:57
SystemVerilog Tutorial in 5 Minutes - 03 Numerical Variables
5.3K viewsDec 15, 2024
YouTubeOpen Logic
49:06
Verilog Data Types Explained | reg, net, integer, real, time | Verilog Tut…
12.3K views6 months ago
YouTubeALL ABOUT VLSI
18:34
#5 {Error:check description} Vector and Array ||explanation with verilo…
32.3K viewsJun 16, 2020
YouTubeComponent Byte
9:37
Find in video from 03:02Shift Registers
Verilog Project | PWM Shift Register | Xilinx Vivado | Electronics Project
10.1K viewsJan 21, 2022
YouTubeArjun Narula
32:57
How to Create 7 Segment Controller in FPGA using Verilog? | FPGA Pr…
33.4K viewsJun 29, 2022
YouTubeElectro DeCODE
4:03
Find in video from 00:11Introduction of Tutorial 36: Verilog code of Parallel In serial Out Shift Register || #PISO @knowled
Tutorial 36: Verilog code of Parallel In serial Out Shift Register || #PIS…
17K viewsDec 11, 2021
YouTubeKnowledge Unlimited
1:59
Tutorial 34: Verilog code of parallel In parallel Out Shift Register || #PI…
8.9K viewsSep 28, 2021
YouTubeKnowledge Unlimited
53:59
Basics of VERILOG | Datatypes, Hardware Description Language, …
171.8K viewsJul 27, 2023
YouTubeVLSI FOR ALL
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts …
72K viewsMar 9, 2025
YouTubeExplore VLSI
14:19
Find in video from 03:24Coding a State Machine in Verilog
State Machines - coding in Verilog with testbench and implementatio…
64.8K viewsJan 20, 2021
YouTubeVisual Electric
8:26
Reg Datatype in Verilog | # 7 | Verilog in Hindi | VLSI Point
21.1K viewsJul 3, 2021
YouTubeVLSI POINT
21:20
#9 verilog code for PISO .
1.7K viewsOct 2, 2021
YouTubeVLSI Easy
1:36:36
Find in video from 25:15Register Map and Configurations
Project-Based Learning: Design UART Using SystemVerilog Sessi…
1.9K viewsAug 22, 2024
YouTubeVerificationXpert
See more videos
Static thumbnail place holder

Short videos

2:21
Verilog Day 1: Introduction and Data Types Explained f…
220 views4 months ago
YouTubeChip Logic Studio
0:39
SystemVerilog Data Types
1.5K views5 months ago
YouTubeProV Logic
0:37
Digital Design with Verilog | Week 4 | IIT Guwahati | NPT…
534 viewsFeb 18, 2024
YouTubeNoteHive
0:35
Digital Design with Verilog | Week 11 | IIT Guwahati | NP…
404 viewsApr 3, 2024
YouTubeNoteHive
1:12
Difference Between Blocking and Non-Blocking Assignm…
67 views1 month ago
YouTubeVLSI Simplified
3:00
Master Event Regions in Verilog/SystemVerilog – N…
299 views5 months ago
YouTubeChip Logic Studio
2:58
Verilog Day 1: Introduction and Data Types Explained f…
270 views4 months ago
YouTubeChip Logic Studio
0:30
Digital Design with Verilog WEEK 3 KEY NPTEL 2026
258 views1 month ago
YouTubePALLAMREDDY RAMESH REDDY
1:32
Verilog Day 5: Loops & Assign Block Explained
1 views3 months ago
YouTubeChip Logic Studio
2:26
Understanding Procedural Blocks – initial, always, final
164 views4 months ago
YouTubeChip Logic Studio
3:00
Build Your First SystemVerilog Testbench F…
83 views5 months ago
YouTubeChip Logic Studio
2:25
Understanding Procedural Blocks – initial, always, final
333 views4 months ago
YouTubeChip Logic Studio
2:29
Verilog Day 7: System Tasks Explained
45 views3 months ago
YouTubeChip Logic Studio
0:34
Verilog Interview Preparation || Part 13 ||
84 views3 months ago
YouTubeFluxray Electronics
2:54
APB Protocol Verification with Assertions Part 4 | Sys…
146 views6 months ago
YouTubeChip Logic Studio
0:18
🔥 SystemVerilog ref vs output in FUNCTIONS – Can You S…
1.1K views1 year ago
YouTubeSystemVerilog – Crack Your Interview
2:59
Verilog Day 1: Introduction and Data Types Explained f…
253 views4 months ago
YouTubeChip Logic Studio
1:00
NOR Gate in Verilog | Gate, Dataflow & Behavioral | ED…
694 views5 months ago
YouTubeMaharshi Sanand Yadav T
2:38
SV Packed vs Unpacked Arrays Part : 3
158 views6 months ago
YouTubeChip Logic Studio
2:59
Verilog Day 1: Introduction and Data Types Explained f…
69 views4 months ago
YouTubeChip Logic Studio
Static thumbnail place holder